This discussion is archived
2 Replies Latest reply: Jul 4, 2010 10:43 AM by 807576 RSS

Research Question: Transistor Level Simulation

807576 Newbie
Currently Being Moderated
Hi,

I am an undergraduate in electrical engineering and am working on a research project to study the behavior of an OpenSPARC processor under various supply voltages. For this, I am trying to do transistor level (analog) simulations of some basic components of the OpenSPARC T1 processor, such as the ALU.

Could you kindly suggest some tools through which I can synthesize the Verilog and run such simulations?

I greatly appreciate your help!