Oracle’s SPARC T8 and SPARC M8 Server Architecture
Software in Silicon: Enabling Secure Infrastructures for the Real-Time Enterprise

ORACLE WHITE PAPER | SEPTEMBER 2017
Table of Contents

Introduction 1

Comparison of Features 3

SPARC M8 Processor 5

   SPARC M8 Processor Architecture 6

   Processor Core and Cache Architecture 7

   Software in Silicon Technology 8

      In-Memory Query Acceleration 9

      In-Line Decompression 10

      Java Stream Acceleration 10

      Oracle Numbers Acceleration 11

      Cryptographic Acceleration 11

      Silicon Secured Memory 12

SPARC M8 Processor–Based Server Family Overview 14

   Memory Subsystem 14

   I/O Subsystem 15

      I/O Controller ASIC 15

      NVM Express Technology 15

      Embedded USB Storage and Oracle Solaris Boot Pool 16

      PCIe Adapter Cards 16

SPARC T8-1, T8-2, and T8-4 Servers 16

   SPARC T8-1 Server 17

   SPARC T8-2 Server 19
SPARC T8-4 Server

SPARC M8-8 Server

Server Components

CPU, Memory, and I/O Unit Chassis
CPU, Memory, and I/O Unit Boards
Interconnect Assembly
Service Processors and Service Processor Modules
System Rack and Power Distribution Units

SPARC M8-8 Server Architecture

SPARC M8-8 Server with a Single Physical Domain
SPARC M8-8 Server with Two Physical Domains

Oracle Solaris

Virtualization

Systems Management

Oracle ILOM and Service Processor
Power Management
Oracle Enterprise Manager Ops Center

Reliability, Availability, and Serviceability

Advanced Reliability Features
Error Detection, Diagnosis, and Recovery
Redundant and Hot-Serviceable Components

Conclusion

For More Information
Introduction

Modern technology initiatives are driving IT infrastructure in a new direction. Big data, social business, mobile applications, the cloud, and real-time analytics all require forward-thinking solutions and enough compute power to deliver the performance required in a rapidly evolving digital marketplace. Customers increasingly drive the speed of business, and organizations need to engage with customers on their terms. The need to manage sensitive information with high levels of security as well as capture, analyze, and act upon massive volumes of data every hour of every day has become critical.

These challenges will dramatically change the way that IT systems are designed, funded, and run compared to the past few decades. Databases and Java have become the de facto language in which modern, cloud-ready applications are written. The massive explosion in the volume, variety, and velocity of data increases the need for secure and effective analytics so that organizations can make better and quicker decisions. Complex IT infrastructure poses an impediment by becoming more difficult and expensive to maintain at precisely the moment that organizations are under pressure to drive down costs, increase operating efficiencies, and deliver innovative technologies that can generate new revenue streams. Data security can no longer be treated as an afterthought, because billions of dollars are lost each year to computer intrusions.
Oracle’s new SPARC M8 processor–based servers take server technology to new levels with Oracle’s second generation Software in Silicon technology. Offering both database and Java application acceleration and security, these servers offer Data Analytics Acceleration (DAX) units for in-memory analytics on compressed data, as well as Silicon Secured Memory technology and full-speed wide-key encryption. The SPARC M8 processor further improves efficiency with an architecture that supports up to 256 threads in as little as 2U of space. The SPARC M8 processor also sports improved per-thread performance; reliability, availability, and serviceability (RAS) capabilities; and power efficiency, plus higher memory and I/O bandwidths than competitors’ designs.

Oracle’s SPARC M8 processor–based servers power the real-time enterprise with the most efficient platforms in the world, allowing organizations to compete in today’s digital marketplace, save money and time, and boost their bottom line. At the same time, Oracle’s technology innovation creates value and drives lower costs and higher ROI for organizations. Based on SPARC M8 processor advances, the new SPARC server family from Oracle (Figure 1) scales from one to eight SPARC M8 processors. These servers constitute a flexible and extensible product family with very high levels of integration to help improve security, lower costs, and increase reliability. An optimized system design provides support for all enterprise services and application types. Uniformity of management interfaces and adoption of standards also help reduce administrative costs, while innovative chassis design provides improved density, efficiency, and economy for modern data centers.

Figure 1. Oracle’s SPARC M8 processor–based server product family.
## Comparison of Features
Table 1 provides a feature comparison of the SPARC T8-1, T8-2, T8-4, and M8-8 servers.

### TABLE 1. SPARC M8 PROCESSOR–BASED SERVER FEATURES COMPARISON.

<table>
<thead>
<tr>
<th>Feature</th>
<th>SPARC T8-1 Server</th>
<th>SPARC T8-2 Server</th>
<th>SPARC T8-4 Server</th>
<th>SPARC M8-8 Server</th>
</tr>
</thead>
<tbody>
<tr>
<td>Form factor</td>
<td>2U, 737 mm / 29” deep</td>
<td>3U, 763 mm / 29.6” deep</td>
<td>6U, 835 mm / 32.9” deep</td>
<td>System Rack: 600 mm wide, 1,200 mm deep, 2 m / 78.7” high, Standalone: 10U, 813 mm / 32” deep</td>
</tr>
<tr>
<td>Physical domains</td>
<td>1</td>
<td>2 or 4</td>
<td>1 or 2 (static)</td>
<td></td>
</tr>
<tr>
<td>Processor</td>
<td>32-core 5.0 GHz SPARC M8 processor, 64 MB level 3 shared cache</td>
<td>Up to 256 threads per processor</td>
<td>Silicon Secured Memory</td>
<td>Encryption instruction accelerators in each core with direct support for 16 industry-standard cryptographic algorithms plus random number generation: AES, Camellia, CRC32c, DES, 3DES, DH, DSA, ECC, MD5, RSA, SHA-1, SHA-3, SHA-224, SHA-256, SHA-384, SHA-512</td>
</tr>
<tr>
<td>Processor quantity</td>
<td>1</td>
<td>2</td>
<td>2 or 4</td>
<td>2–8</td>
</tr>
<tr>
<td>Maximum cores</td>
<td>32</td>
<td>64</td>
<td>128</td>
<td>256</td>
</tr>
<tr>
<td>Maximum threads</td>
<td>256</td>
<td>512</td>
<td>1,024</td>
<td>2,048</td>
</tr>
<tr>
<td>Memory</td>
<td>16 GB, 32 GB, or 64 GB DDR4-2400 memory DIMMs</td>
<td>32 GB or 64 GB DDR4-2400 memory DIMMs</td>
<td></td>
<td>8 or 16 DIMMs per processor, DIMM sparing is a standard feature increasing system reliability and uptime. ¹</td>
</tr>
<tr>
<td>Memory capacity</td>
<td>Max. 1.024 GB Min. 128 GB</td>
<td>Max. 2.048 GB Min. 256 GB</td>
<td>Max. 4.096 GB Min. 256 GB</td>
<td>Max. 8.192 GB Min. 512 GB</td>
</tr>
<tr>
<td>Internal 2.5-inch disk drive bays</td>
<td>8</td>
<td>6</td>
<td>8</td>
<td>NA</td>
</tr>
<tr>
<td>SAS support for internal 2.5-inch disk drive bays</td>
<td>One integrated SAS3 HBA with RAID 0/1/10/1E supporting up to eight 2.5-inch SAS hard-disk drives (HDDs) or solid-state drives (SSDs)</td>
<td>Two integrated SAS3 HBAs with RAID 0/1/10/1E supporting up to six (2 + 4) SAS HDDs or SSDs</td>
<td>Two integrated SAS3 HBAs with RAID 0/1/10/1E supporting up to eight (4 + 4) SAS HDDs or SSDs</td>
<td>NA</td>
</tr>
<tr>
<td>NVMe support for internal 2.5-inch disk drive bays</td>
<td>One optional factory-configured PCIe switch supporting up to four 2.5-inch NVMe SSDs</td>
<td>One or two optional factory-configured PCIe switches supporting up to four 2.5-inch NVMe SSDs</td>
<td>Two optional PCIe switches supporting up to eight (4 + 4) 2.5-inch NVMe SSDs</td>
<td>NA</td>
</tr>
</tbody>
</table>

¹. Raw memory capacities. DIMM sparing is enabled with fully populated memory and reserves one sixteenth of memory capacity. DIMM sparing enables automatic retirement of an entire DIMM without interrupting system operation, causing loss of memory capacity, or changing error protection capability.
<table>
<thead>
<tr>
<th>Feature</th>
<th>SPARC T8-1 Server</th>
<th>SPARC T8-2 Server</th>
<th>SPARC T8-4 Server</th>
<th>SPARC M8-8 Server</th>
</tr>
</thead>
<tbody>
<tr>
<td>Maximum number of Oracle Flash Accelerator F640 PCIe Cards (NVMe)</td>
<td>6</td>
<td>6</td>
<td>8</td>
<td>12</td>
</tr>
<tr>
<td>Removable media</td>
<td>External DVD connected via USB</td>
<td>No DVD (accessed via USB and rKVMs)</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
| Management ports                                                       | One Ethernet 1000Base-T port\(^6\)  
One serial RJ45 port | Two Ethernet 1000Base-T ports\(^6\) (active/standby)  
Two serial RJ45 ports (active/standby) |
| Video ports                                                            | One HD-15 VGA video port | Two HD-15 VGA video ports | NA |
| USB ports                                                              | Two USB 2.0 (front) and two USB 3.0 (rear) ports | Four USB 3.0 ports | NA |
| Ethernet                                                               | Four integrated 10GBase-T ports\(^3\)  
One integrated Ethernet controller | Via PCIe adapters cards |
| PCIe 3.0 low-profile slots                                             | 6 slots  
Six x8 slots, or two x16 and two x8 slots  
Supported by 4 PCIe root complexes | 8 slots  
Four x4 and four x16 slots  
Supported by 8 PCIe root complexes | 16 hot-pluggable slots  
Eight x8 and eight x16 slots  
Supported by 12 PCIe root complexes | Up to 24 hot-pluggable slots  
Three x16 slots per processor  
One PCIe root complex per slot |
| Total PCIe root complexes                                              | 5                 | 10                | 20                | Up to 32          |
| Redundant power supplies                                               | 2 redundant (1+1)  
hot-swappable AC 1,200 W power supplies | 2 redundant (1+1)  
hot-swappable AC 2,000 W power supplies | 4 redundant (N+N)  
hot-swappable AC 3,000 W power supplies | 6 redundant (N+N) hot-swappable AC 3,000 W power supplies |
| N+1 redundant hot-swappable fans                                       | 4 dual-fan modules, top loading | 6 fans, top loading | 5 dual-fan modules, rear loading | 8 dual-fan modules, front loading |
| Operating system                                                       | Oracle recommends Oracle Solaris 11.3 or later for enhanced performance and functionality, including features enabled by Software in Silicon technology  
Control, root, and I/O domains: Oracle Solaris 11.3 SRU 24 or later\(^d\)  
The following versions are supported within guest domains:  
Oracle Solaris 11.3 SRU 24 or later\(^d\)  
Oracle Solaris 10 1/13\(^d\)  
Applications certified for Oracle Solaris 8 or Oracle Solaris 9 only may run in an Oracle Solaris 8 or Oracle Solaris 9 branded zone running within an Oracle Solaris 10 guest domain. |

2. 1000Base-T auto-negotiates to 10 Mb/sec, 100 Mb/sec, and 1 Gb/sec, full-duplex only.
3. 10GBase-T auto-negotiates to 100 Mb/sec, 1 Gb/sec, and 10 Gb/sec, full-duplex only. Jumbo frames are supported, up to 15,500 bytes.
4. Versions of Oracle Solaris 11 prior to 11.3 SRU 23 are not supported on SPARC M8 processor–based servers.
5. Plus required patches.
SPARC M8 Processor

With its second-generation Software in Silicon capabilities coupled with a new core design, Oracle’s SPARC M8 processor delivers world-record processing speed and revolutionary protection against malware and software errors.

The SPARC M8 processor incorporates hardware units that accelerate specific software functions or primitives. These on-chip Data Analytics Accelerator (DAX) units offload database query processing, perform real-time data decompression, and accelerate Java streams. In-Memory Query Acceleration delivers performance that is up to seven times faster compared to other processors. The In-Line Decompression feature allows up to two times more data to be stored in the same memory footprint, without a performance penalty. The new core in the SPARC M8 processor also includes Oracle Numbers units that accelerate processing of real numbers in Oracle Database.

The Silicon Secured Memory feature of the SPARC M8 processor (Figure 2) provides real-time data integrity checking to guard against pointer-related software errors and malware. It replaces very costly software instrumentation with low-overhead hardware monitoring. Silicon Secured Memory enables applications to identify erroneous or unauthorized memory access, diagnose the cause, and take appropriate recovery actions. The SPARC M8 processor has enhanced cryptographic instruction accelerators integrated directly into each processor core. These accelerators enable high-speed encryption for 16 industry-standard ciphers and hashes, eliminating the performance and cost barriers typically associated with secure computing.

Figure 2. The SPARC M8 processor combines 32 cores along with second-generation Software in Silicon features to accelerate application and database performance.

The per-thread performance is improved with the new core, enhanced on-chip L2 and L3 cache design, and increased processor frequency. The 64 MB L3 cache is fully shared and hot cache lines are migrated to the closest partition to minimize latency and maximize performance. The architecture of the core and caches is ideal for server virtualization and pluggable databases. System administration and performance tuning are easier, because the design minimizes interaction between logical domains or between databases. The processor can dynamically trade per-thread performance for throughput by running up to 256 threads, or it can run fewer higher-performance threads by devoting more resources to each thread. This flexibility allows the system to balance overall throughput versus per-thread performance for optimal results.
The 32-core SPARC M8 processor is binary-compatible with earlier SPARC processors. It is ideal for virtualized cloud computing environments, supporting a large number of virtual machines and delivering excellent multithreaded performance. This processor enables organizations to rapidly scale the delivery of new network services with maximum efficiency and predictability.

Table 2 provides a comparison between Oracle’s SPARC M8, SPARC M7, SPARC M6, and SPARC T5 processors.

TABLE 2. SPARC M8, SPARC M7, SPARC M6, AND SPARC T5 PROCESSOR FEATURE COMPARISON.

<table>
<thead>
<tr>
<th>Feature</th>
<th>SPARC M8 Processor</th>
<th>SPARC M7 Processor</th>
<th>SPARC M6 Processor</th>
<th>SPARC T5 Processor</th>
</tr>
</thead>
<tbody>
<tr>
<td>CPU frequency</td>
<td>5.0 GHz</td>
<td>4.13 GHz</td>
<td>3.6 GHz</td>
<td>3.6 GHz</td>
</tr>
<tr>
<td>Out-of-order execution</td>
<td>Yes</td>
<td>Yes</td>
<td>Yes</td>
<td>Yes</td>
</tr>
<tr>
<td>Instruction issue width</td>
<td>4</td>
<td>2</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>Data/instruction prefetch</td>
<td>Yes</td>
<td>Yes</td>
<td>Yes</td>
<td>Yes</td>
</tr>
<tr>
<td>SPARC core</td>
<td>Fifth generation</td>
<td>Fourth generation</td>
<td>Third generation</td>
<td>Third generation</td>
</tr>
<tr>
<td>Cores per processor</td>
<td>32</td>
<td>32</td>
<td>12</td>
<td>16</td>
</tr>
<tr>
<td>Threads per core</td>
<td>8</td>
<td>8</td>
<td>8</td>
<td>8</td>
</tr>
<tr>
<td>Threads per processor</td>
<td>256</td>
<td>256</td>
<td>96</td>
<td>128</td>
</tr>
<tr>
<td>Sockets in systems</td>
<td>Up to 8</td>
<td>Up to 16</td>
<td>Up to 32</td>
<td>Up to 8</td>
</tr>
<tr>
<td>Memory per processor</td>
<td>Up to 16 DDR4 DIMMs</td>
<td>Up to 16 DDR4 DIMMs</td>
<td>Up to 32 DDR3 DIMMs</td>
<td>Up to 16 DDR3 DIMMs</td>
</tr>
<tr>
<td>Caches</td>
<td>32 KB L1 four-way instruction cache 16 KB L1 four-way data cache Shared 256 KB L2 four-way instruction cache (per quad cores) 128 KB L2 eight-way data cache (per core) Shared 64 MB (L3) cache</td>
<td>16 KB L1 four-way instruction cache 16 KB L1 four-way data cache Shared 256 KB L2 four-way instruction cache (per quad cores) 128 KB L2 eight-way data cache (per core pair) Shared 64 MB (L3) cache</td>
<td>16 KB L1 four-way instruction cache 16 KB L1 four-way data cache 128 KB L2 eight-way cache Shared 48 MB L3 twelve-way cache</td>
<td>16 KB L1 four-way instruction cache 16 KB L1 four-way data cache 128 KB L2 eight-way cache Shared 8 MB L3 sixteen-way cache</td>
</tr>
<tr>
<td>Large page support¹</td>
<td>16 GB</td>
<td>16 GB</td>
<td>2 GB</td>
<td>2 GB</td>
</tr>
<tr>
<td>Power management granularity</td>
<td>Half of the chip</td>
<td>A quarter of the chip</td>
<td>Entire chip</td>
<td>Entire chip</td>
</tr>
<tr>
<td>Technology</td>
<td>20 nm technology</td>
<td>20 nm technology</td>
<td>28 nm technology</td>
<td>28 nm technology</td>
</tr>
</tbody>
</table>

1. Large page support with Oracle Solaris 11.3

SPARC M8 Processor Architecture

In order to deliver commercial workloads with appropriate levels of throughput, the SPARC M8 processor implements a new core and cache hierarchy coupled with other improvements that can provide up to twice the processing speed of the competition. Power management continues to be key to the increased in-system performance, and dynamic voltage frequency scaling (DVFS) is provided.
Figure 3 illustrates the architecture of the SPARC M8 processor. The processor contains 32 cores with fully shared L3 cache. Four memory controller units (MCUs) are provided, with each connecting to the buffer-on-board (BoB) ASICs via high-speed links. The BoB has two DDR4 channels each connecting to a single memory DIMM. A total of up to 16 DDR4 DIMMs are supported per SPARC M8 processor.

SPARC M8 processor is capable of eight-way glueless scaling using an inclusive directory. Eight coherency links (CLs) are provided for connectivity and coherency with other SPARC M8 processors. Two I/O links (ILs) connect to the I/O controller ASICs in the SPARC M8 processor–based servers. Up to eight SPARC M8 processors can be connected in a single symmetric multiprocessing (SMP) system without additional logic.

![Architecture Diagram]

Figure 3. The SPARC M8 processor features 32 cores, which are grouped in two partitions, four memory controller units (MCUs), and eight Data Analytics Accelerators (DAX) units.

**Processor Core and Cache Architecture**

The SPARC M8 processor core is four-wide issue, out-of-order with up to 192 instructions in-flight, and supports up to eight hardware threads. The core provides dynamic threading to optimize for the highest possible per-thread performance. Software can activate up to eight hardware threads (strands) on each core via critical threads optimization. The processor hardware then dynamically and seamlessly allocates core resources among the active strands.

Processor cores and the last level cache are organized as two partitions each containing 16 cores and 32 MB of L3 cache. Each core has its own 32 KB L1 instruction cache, 16 KB L1 data cache, and 128 KB L2 data cache. Four cores then share a 256 KB L2 instruction cache. There is total of 64 MB L3 cache per processor that is fully shared, 16-way set-associative, and inclusive of all inner caches. Any L3 partition may serve a request from any of the 32 cores of the SPARC M8 processor. Hot cache lines are migrated to the closest L3 cache partition to optimize for performance.
The memory management unit (MMU) in the core provides a hardware table walk (HWTW) and supports 8 KB, 64 KB, 4 MB, 256 MB, and 16 GB pages.

Software in Silicon Technology

Most processor chip development focuses on better and faster general-purpose processing. Several years ago, Oracle initiated a revolutionary project to move in-memory database functions directly onto the chip, with hardwired protection for data in memory. By innovating at the processor, system, and application levels, Oracle is in a unique position to optimize application performance through this approach. The SPARC M7 processor was the first design to capitalize on this ability by introducing Software in Silicon functionality integrated into the processor itself. The SPARC M8 processor builds on that and delivers second-generation Software in Silicon technology.

The SPARC M8 processor incorporates on-chip accelerators to offload in-memory database query processing, perform real-time data decompression, and accelerate Java streams. The enhanced cryptographic instruction accelerators and the new Oracle Numbers units are integrated directly into each processor core. Together, the following Software in Silicon features deliver significant advantages for security, performance, and efficiency, including the following:

» **In-Memory Query Acceleration** provided by DAX units delivers performance that is up to seven times faster compared to other processors.

» **In-Line Decompression** enables storing up to two times more data in the same memory footprint, without a performance penalty.

» **Java stream acceleration** allows Java 8 applications to use a new Stream library to leverage the DAX units, improving streamline analytics and providing significant performance gains on Java streams operations.

» **Oracle Numbers units** leverage unique on-chip accelerators to improve the performance of arithmetic operations done on the Oracle Number data type, which is a primitive data type unique to Oracle Database.

» **Silicon Secured Memory** provides real-time data integrity checking to guard against pointer-related software errors and malware, replacing very costly software instrumentation with low-overhead hardware monitoring. Silicon Secured Memory enables applications to identify erroneous or unauthorized memory access, diagnose the cause, and take appropriate recovery actions.

» **Cryptographic acceleration** helps eliminate the performance and cost barriers typically associated with secure computing—which is increasingly essential for modern business operation.

In addition to the cryptographic instruction accelerators and the Oracle Numbers units in every core, the SPARC M8 processor contains eight second-generation DAX units, each with four pipelines (engines). These engines can process 32 independent data streams, offloading the processor cores to do other work. The DAX engines can process query functions such as decompress, scan, filter, and join.

The DAX units use very low-overhead interprocess communication and extremely fast atomic operations. For example, DAX units located on different processors can exchange messages and access remote memory locations, exchanging locks without CPU involvement. Utilizing this functionality requires Oracle Database 12c with the Oracle Database In-Memory option and Oracle Solaris 11.3 or later. The sections that follow describe Software in Silicon features enabled by the on-chip accelerators.

Existing applications can be enabled with Silicon Secured Memory, without recompiling, by linking with the correct Oracle Solaris libraries and being verified in a test environment. Open Oracle Solaris APIs are available for software developers to leverage Silicon Secured Memory and DAX technologies.
In-Memory Query Acceleration

In-Memory Query Acceleration was designed to work with Oracle Database In-Memory, which was architected with fast analytics response as its primary design tenet. The traditional way of storing and accessing data in a database employs a row format. This approach works well for transactional workloads that are subject to frequent inserts and updates as well as for reporting style queries. However, analytics run best on a columnar format. With Oracle Database In-Memory, it is possible to have a dual-format architecture that provides both row format for online transaction processing (OLTP) operations and column format for analytic operations.¹

Oracle Database In-Memory populates the data in an in-memory column store. A set of compression algorithms is automatically run on the data being stored in the in-memory column, providing storage economies. Moreover, when a query is run, it scans and filters data in its compressed format, eliminating the need to decompress the data. The in-memory column store creates in-memory compression units (IMCUs), as shown in Figure 4. The in-memory columnar data is fragmented into these smaller IMCUs so that parallelization is possible when a query is run on the overall data.

![Figure 4. In-memory columnar data is fragmented into smaller IMCUs to enable parallelization.](image)

When a core in the SPARC M8 processor receives a database query, the query can be offloaded to the on-chip accelerator. Accelerated database operations include the following:

- Select: Filter to reduce a column
- Scan: Search ("where" clause)
- Extract: Decompression
- Translate: Lookup to accelerate big-to-small joins

After the query is offloaded, the core is free to resume other jobs such as higher-level SQL functions. Meanwhile, the accelerator runs the query and places the result in the L3 cache for fast access by the core. Once the relevant core is informed of the completion of the query, it picks up the result.

Beyond accelerating operations, the other advantage of this query offload mechanism is the massive parallelization that is facilitated by the 32 accelerator engines within each SPARC M8 processor. Each of the 32 cores in the processor has access to all of these accelerator engines and can use them simultaneously to run a single query in a completely parallel fashion.

¹ In-Memory Query Acceleration is supported on SPARC M8 processor-based servers with these prerequisites: Oracle Solaris 11.3 or later, Oracle Database 12c 12.1.0.2 Bundle Patch, and the Oracle Database In-Memory option.
The mechanics of this parallelism are achieved by the processor and do not require the application code or the database to perform any extra operations. The accelerators can take data streams directly from the memory subsystem through the processor’s extremely high-bandwidth interfaces. As a result, queries can be performed on in-memory data at speeds determined by the memory interface, rather than being controlled by the cache architecture that connects to the processor cores.

In-Line Decompression

Compression is absolutely key to placing more data in memory and in storage. The speed of decompression is most important for database applications, where reading typically outweighs writing. Unfortunately, although the performance of decompression on today’s processors is adequate for disk access, it is slow for flash memory, and it presents an enormous bottleneck for in-memory database applications.

To address this challenge, the In-Line Decompression feature is implemented in the DAX units as an integral step of the query process. The accelerators decompress data and run the query function in a single step, thus eliminating multiple reads and writes. The result is no-penalty, in-line decompression that can run at memory speeds—greater than 120 GB/second. The decompression sequence involves the following steps:

» The processor core offloads query work to the accelerator, which reads the full compressed data (OZIP compression is used).
» The accelerator decompresses data on the fly and evaluates the query in a single step without any additional read or write operations.
» The processor core then writes out the final result as uncompressed data.

Java Stream Acceleration

The Java programming language has always been a pioneer in object-oriented programming, as well as in the execution of analytics applications and frameworks. Today, many Java applications make use of Collections, a Java class that allows the grouping and processing of large amounts of data efficiently in a programmer friendly manner by leveraging predefined data structures and methods. However, many of the methods from the Collections class can be very compute-intensive, especially when it comes to analyzing large amounts of in-memory data, because every element in a collection has to be computed before it can be added to the collection.

As an alternative to using collections, Java 8 introduced the concept of Java streams. Java streams are conceptually fixed data structures in which elements are computed on demand and do not modify the source data. Using Java streams allows applications to process data in a declarative way, similar to SQL statements.

There are many advantages on using Java streams. Doing so simplifies coding as well as the execution of operations, because streams perform computations on data only when necessary, which avoids unnecessary memory copying. Moreover, because of their underlying design, Java streams can take advantage of multithread and multicore architectures.

Following are the characteristics of a stream:

» Sequence of elements: A stream provides a set of elements of a specific type in a sequential manner. A stream gets/computes elements on demand. It never stores the elements.
» Source: A stream takes collections, arrays, or I/O resources as its input source.
» Aggregate operations: A stream supports aggregate operations such as filter, map, limit, reduce, find, match, and so on.
» Pipelining: Most of the stream operations return a stream, which allows pipelining. These operations are called intermediate operations, and their function is to take input, process it, and return the output to the next stream operation.
Automatic iterations: Stream operations do iterations internally over the source elements that are provided, in contrast to collections, where explicit iteration is required.

The DAX units of SPARC processors are designed to perform specialized functions—including Scan, Select, Extract, Fill, and Translate—at blindingly fast speeds. Based on the implementation and functionality of Java streams, they are a perfect fit for leveraging the unique features of DAX units.

Oracle has released a new Stream API to take advantage of DAX units. The library, which is available as part of the Oracle Solaris packages, allows Java programmers to use the DAX units of the SPARC M8 processor while leveraging the same interface as that of the standard Stream API, requiring only a minor change to the import statement in the source files. Moreover, the library is designed to offload integer stream functions to DAX units only when that is profitable; otherwise it will execute the normal stream operations.

DAX units provide significant advantages for processing Java streams: performance gains up to 20× on some operations, depending on the size of the datasource and the type of operations executed on the data.

Oracle Numbers Acceleration

Oracle Database has a unique implementation of primitive data types. Each column value and constant in a SQL statement has a data type, which is associated with a specific storage format, constraints, and a valid range of values. The data type must always be specified for each column of a table in Oracle Database.

Specifically for fixed and floating-point numbers, Oracle Database has a unique data type called Oracle Numbers, which can store fixed and floating-point numbers. Numbers of virtually any magnitude can be stored and are guaranteed to be portable among different systems operating Oracle Database with up to 38 digits of precision.

Each of the 32 cores in the SPARC M8 processor includes an Oracle Numbers unit, which is specifically designed to accelerate Oracle Numbers arithmetic performance. The Oracle Numbers data type provides four new instructions (ONadd, ONsub, ONmul, and ONdiv) and supports natively all lengths of fixed and floating-point numbers up to 22 bytes.

Processing arithmetic operations for Oracle Numbers data is a compute-intensive task, because every operation requires multiple instructions, and database arithmetic processes can require millions of arithmetic operations per task. The new Oracle Numbers unit of the SPARC processor speeds up processing, taking only one instruction per operation. This translates into significant performance gains: over a 10× improvement for large Oracle Numbers bit lengths (over 16 bytes), thereby reducing the amount of time required to process operations and freeing the cores to do other work.

For arithmetic-intensive workloads, such as reporting and data warehousing, this feature can provide significant savings in resource utilization and decrease the total amount of compute nodes required for a deployment.

Cryptographic Acceleration

Enhanced security has never been more important, and SPARC processors and systems have a long history of providing processor-based cryptographic acceleration. Each of the 32 cores in the SPARC M8 processor includes a cryptographic instruction accelerator with the largest suite of cryptographic ciphers, hashes, key operations, and checksums in the industry. The core supports 16 industry-standard cryptographic algorithms plus random number generation. Accelerated cryptography is supported through the Cryptographic Framework of Oracle Solaris.

The SPARC M8 processor permits access to cryptographic cypher hardware implementations with supported algorithms that include AES, Camellia, CRC32c, DES, 3DES, DH, DSA, ECC, MDS, RSA, SHA-1, SHA-3, SHA-224, SHA-256, SHA-384, and SHA-512. The ciphers are implemented within the appropriate pipeline itself rather than as a coprocessor. This approach yields a more efficient implementation of the hardware-based ciphers as well as no privilege-level changes, resulting in a large increase in efficiency in cryptographic algorithm calculations.
In addition, database operations can make much more efficient use of the various cryptographic ciphers that are implemented within the instruction pipeline itself. Using the built-in encryption on the SPARC M8 processor across all layers of the Oracle stack provides greater data security with almost no loss in performance.

Silicon Secured Memory

Silicon Secured Memory in the SPARC M7 and SPARC M8 processors provides hardware-based memory protection by placing dynamic pointer checking in hardware. Silicon Secured Memory detects and reports memory reference errors and stops unintentional or malicious accesses to the data in memory.

Some programming languages, such as C and C++, remain vulnerable to memory corruption caused by software errors. These kinds of memory reference bugs are extremely hard to find, and victims usually notice corrupted data only long after the corruption has taken place. Complicating matters, databases and applications can have tens of millions of lines of code and thousands of developers. Importantly, errors such as buffer overflows are a major source of security exploits that can put an organization at risk.

Modern applications use many threads working on large shared-memory segments. Bugs or pointer problems in these applications can cause highly unpredictable behavior and consume excessive amounts of an application developer's time to troubleshoot and diagnose. Silent data corruption and buffer overruns are two of these difficult-to-diagnose problems. For both problems, Silicon Secured Memory dramatically reduces the time it takes for application developers to troubleshoot memory reference bugs. For silent data corruption, Silicon Secured Memory can facilitate immediate action to be taken by the application, preventing costly recovery efforts.

Figure 5 illustrates the problem of silent data corruption where two application threads (A and B) accidentally access the same memory location. The color coding demarcates the memory areas that each thread should be accessing, respectively. However, a software programming error can mean that Thread A erroneously writes into the red-outlined area of Thread B. This error is typically not caught immediately, and it is potentially detected only when that memory is read by Thread B. Thread B now has data that has been silently corrupted by Thread A, and the source of the corruption is often extremely difficult to trace. This problem is extremely hard to diagnose and typically is manifest as a software bug with potentially serious consequences.

![Figure 5. Silent data corruption occurs when two threads mistakenly write to the same memory location.](image-url)
Buffer overruns are an additional problem that can occur in applications. Simply stated, buffer overruns imply that an application has erroneously started writing data beyond its allocated area (Figure 6). Through this error, sensitive data could be leaked into other memory locations and the application would not be aware of it. An application with malicious intent could then read all this sensitive information. Buffer overruns can present a catastrophic security nightmare, often seen in today’s world in the form of malicious virus attacks.

Silicon Secured Memory combats these problems by using a key for each (memory) pointer to serve as the memory version. During the process of memory allocation, a corresponding code is written into the memory as its version. When this memory is accessed by any pointer, the key and code are compared by the hardware. If they match, the access is legal. If they do not match, there is a memory reference error, which is caught immediately.
SPARC M8 Processor–Based Server Family Overview

The SPARC M8 processor-based servers are designed for cloud infrastructures that required high levels of security, performance, and efficiency. These SPARC servers are ideal for database, Java, middleware, and enterprise applications, and they offer exceptional throughput performance and memory bandwidth. This server product family provides support for one to eight SPARC M8 processors, supporting a very broad range of applications, capabilities, and capacities.

Common hardware features of the servers include the following:

» SPARC M8 32-core 5.0 GHz processor with second-generation Software in Silicon technology
» 32 GB and 64 GB DDR4-2400 memory DIMMs (16 GB DIMMs are also available with the SPARC T8-1 and T8-2 servers)
» PCIe 3.0 x16–capable expansion slots
» Support for NVM Express (NVMe) flash devices
» Onboard 12 Gb/sec SAS3 I/O controllers with the SPARC T8-1, T8-2, and T8-4 servers
» Embedded USB (eUSB) storage device supporting booting over InfiniBand network

Memory Subsystem

Each SPARC M8 processor supports up to16 DDR4 memory DIMMs via eight buffer-on-board (BoB) ASICs. Up to 1 TB of memory is supported per processor with sixteen 64 GB DIMMs each supported by a dedicated memory channel. The memory links of the SPARC M8 processor have a raw bandwidth of 374 GB/sec, which is more than enough for the raw aggregated bandwidth of 307 GB/sec that 16 DDR4-2400 channels might require. Half-populated and fully populated memory configurations are supported. Detailed configuration policies are discussed later in the model-specific sections of this paper.

The physical address space provided by the memory DIMMs and controlled by an individual SPARC M8 processor is interleaved to maximize performance. Half-populated memory configurations are 8-way interleaved, and fully populated configurations with 16 DIMMs per processor are 16-way interleaved. The SPARC M8 processor also supports a 15-way interleave configuration. The switch from a 16-way to 15-way configuration can be done dynamically. This capability is the basis of the feature called DIMM sparing, first introduced with the SPARC M7 processor–based servers. DIMM sparing increases system uptime by reducing the need to perform DIMM replacement service work.

DIMM sparing is the function of removing a faulty DIMM from the configuration, thus preventing it from causing an unplanned system interruption. By leaving one-sixteenth of the capacity of each DIMM unused, the bad DIMM can be retired and its content remapped into the remaining 15 DIMMs. DIMM sparing is done automatically when a DIMM is determined to be faulty, with no interruption to application services. Through this process, the system memory capacity is unchanged and error protection remains intact after DIMM sparing is performed. The system simply continues to run with no loss of capacity and no increased exposure to failures. Consequently, there is no need to take the system down to service the hardware. The actual DIMM replacement process can wait until a second DIMM in the same memory bank needs to be replaced.

DIMM sparing is enabled in SPARC M8 processor–based servers with fully populated memory configurations (16 DIMMs per processor). DIMM sparing is not supported in half-populated memory configurations. While not recommended, it is possible to disable DIMM sparing in fully populated memory configurations.
I/O Subsystem

The SPARC M8 processor–based servers share the same basic design for the I/O subsystem. Each SPARC M8 processor is connected to one or two I/O controller ASICs via I/O links (ILs). There are two ILs on the SPARC M8 processor as well as in the I/O controller ASIC.

There are two different implementations of the connection between the SPARC M8 processor and the I/O controller ASIC being used. In the SPARC T8-1 and SPARC M8-8 servers, each SPARC M8 processor is connected to a single I/O controller ASIC using both ILs. The SPARC T8-2 and SPARC T8-4 servers utilize a crossover connection scheme in order to provide connectivity to two I/O controller ASICs (and PCIe devices) even if one of the processors or ILs is not available. In the crossover connection, one IL in the processor connects to one I/O controller, and the other IL connects to another I/O controller. See more details in the model-specific sections of this paper.

I/O Controller ASIC

The PCIe infrastructure is provided by the I/O controller ASICs. Each ASIC provides five PCIe 3.0 root complexes with an aggregated bandwidth of 72 GB/sec. Because the I/O controller ASIC hosts the entire PCIe fabric, it remains intact when processors are added or removed. As a result, the PCIe device paths do not change, because the connection to the device is fixed within the root complex provided by the I/O controller ASIC. The I/O controller ASIC utilized in SPARC M8 processor–based servers provides significant innovation, including the following:

- Two x16 ILs connect to the SPARC M8 processor, and each IL comprises two x8 connections.
- A single lane failure is supported on each x8 IL connection.
- Each IL participates in hardware cache coherency.
- Dual-host processor failover is used in the SPARC T8-2 and T8-4 servers.
- SR-IOV compliance is provided.
- Address translation per DMA stream is provided.
- Relaxed packet ordering per DMA stream is provided.
- There are four PCIe 3.0 x16 ports, which are quadfurcatable and can be implemented as a single x16, four x4, or two x8 PCIe ports.
- There is one PCIe 3.0 x8 port, which is bifurcatable and can be implemented as a single x8 or two x4 PCIe ports.
- Each of the five PCIE 3.0 ports is an independent root complex.

NVM Express Technology

SPARC M8 processor–based servers provide support for the emerging flash storage technology known as NVM Express (NVMe). The NVMe specification defines an optimized PCIe-based interface for solid-state drives (SSDs). Utilizing nonvolatile memory, NVMe-based SSDs provide both lower latency and better throughput performance relative to SAS or SATA-based SSDs. NVMe utilizes PCIe signaling and provides an 8 gigatransfers per second (GT/second) x4 interface per drive, yielding approximately 4 GB/sec full-duplex bandwidth to the drive.

All SPARC M8 processor–based servers support the Oracle Flash Accelerator F640 PCIe Card—which provides an NVMe-based SSD device on a low-profile PCIe card. The SPARC T8-1, T8-2, and T8-4 servers support internal 2.5-inch small form factor (SFF) NVMe SSDs in select drive bays that can also support SAS-based HDDs and SSDs. A factory-configured NVMe PCIe switch card and cables are required when the SFF NVMe drives are used. The switch card uses a x8 PCIe 3.0 interface and provides fan-out and electrical retiming functions for up to four x4 downstream links (one per NVMe drive).

NVMe devices are hot-plug capable, but OS-specific hot-plug procedures must be followed. An nvmeadm command is provided that lets administrators list drive health and firmware level, check temperatures, get error logs, and access SMART data, as well as conduct a security erase and perform low-level formatting.
Embedded USB Storage and Oracle Solaris Boot Pool

SPARC M7 and SPARC M8 processor–based servers support a specific boot process that allows booting from a greater variety of devices. A conventional boot process requires that the boot devices be accessible by the system firmware. For example, a network boot over InfiniBand has previously not been supported for that reason.

The alternate Oracle Solaris boot process includes a concept called a boot pool. A boot pool is a boot device that is used to store boot archives. In SPARC M8 processor–based servers, one or more embedded USB (eUSB) storage devices are grouped together to form a boot pool, making the boot pool accessible to the OpenBoot PROM firmware. The eUSB storage is an internal USB flash memory device that is installed into the system at the factory. SPARC T8-1, T8-2, and T8-4 servers include one eUSB device. The SPARC M8-8 server includes one eUSB device for every CPU, memory, and I/O unit (CMIOU) chassis board, allowing the boot pool to consist of multiple, striped eUSB storage devices.

The existence of the local boot pool allows the OpenBoot PROM firmware to load the boot archive and subsequently mount the root file system in the root pool using iSCSI over IP over InfiniBand (IPoIB). SPARC M8 processor–based servers also provide a fall-back mechanism for the new boot process, which can be used when the eUSB-based boot archives are not available. A boot archive exists in the flash memory of the system service processor (SP). This boot archive is loaded onto the SP at the factory and is intended to be used only when other means of booting are not available.

PCIe Adapter Cards

SPARC M8 processor–based servers feature both PCIe 3.0 x8 and x16 expansion card slots. Supported options and requirements vary by server models. At release, available adapter cards from Oracle include the following:

» Oracle Flash Accelerator F640 PCIe Card: 6.4 TB, NVMe PCIe 3.0
» Oracle Storage Dual Port 16 Gb or 32 Gb Fibre Channel PCIe HBA
» Sun Storage 16 Gb FC PCIe Universal HBA
» Oracle Quad Port 10GBase-T Adapter
» Sun Quad Port GbE PCIe 2.0 Low Profile Adapter, UTP
» Oracle Quad 10Gb or Dual 40Gb Ethernet Adapter
» Sun Dual 10GbE SFP+ PCIe 2.0 Low Profile adapter
» Oracle Storage 12 Gb SAS PCIe HBA, external: 8 port
» Oracle Dual Port QDR InfiniBand Adapter M3

SPARC T8-1, T8-2, and T8-4 Servers

The SPARC T8-1, T8-2, and T8-4 servers are designed to provide breakthrough security and performance while maximizing reliability and minimizing power consumption and complexity. These systems are ideal for scale-out applications where high availability is provided by replicating systems with applications that support failover between systems. With common, shared components and subsystems, a separate design is used in each of the SPARC T8-1, SPARC T8-2, and SPARC T8-4 servers to optimize each system for its particular design point and capabilities. The servers feature a robust chassis, component, and subassembly design; enhanced system and component serviceability; and minimized cabling for maximized airflow.

» The SPARC T8-1 server is the entry model with a single processor. However, with 256 hardware threads and 1 TB of memory it outperforms dual-processor alternatives. Like all the models in this server family, the SPARC T8-1 server features the full suite of Software in Silicon features, including secure operation with Silicon Secured Memory and high performance with in-memory database query acceleration and In-Line Decompression.
The SPARC T8-2 server offers twice the capacity and more resources compared to the SPARC T8-1 server. The dual-processor SPARC T8-2 server also includes additional availability features, such as innovative cross-connections between the processor and the I/O controller ASICs, dual integrated SAS controllers, and optional dual NVMe PCIe switches for internal NVMe SSDs.

The SPARC T8-4 server supports up to four processors, which are mounted on the front-accessible processor modules. The entry configuration with two processors can easily be expanded to four processors, if needed. The SPARC T8-4 server also offers individually hot-pluggable PCIe cards supported with a large number of dedicated PCIe root complexes, making the server ideal for workload consolidation into a virtualized private cloud.

SPARC T8-1 Server

The SPARC T8-1 server is the entry model and features a single SPARC M8 processor in a 2U enclosure. Standard features include eight onboard memory DIMM slots that are expandable to a total of 16 with optional dual mezzanine cards (memory risers)—yielding up to 1 TB of system memory. Figure 7 illustrates the front and rear perspectives of the SPARC T8-1 server. The server includes six low-profile PCIe 3.0 expansion slots, accessible from the rear of the system.

The eight 2.5-inch small form factor (SFF) front-loading drive bays are all supported by an onboard 12 Gb/sec SAS HBA, which provides RAID 0, 1, 10, and 1E protection. Oracle Solaris ZFS provides higher levels of RAID support. A factory-configured option is available to support up to four 2.5-inch SFF NVMe SSDs. The option includes an NVMe PCIe switch card installed in PCIe slot #3 and internal cabling to the drive cage. Mixing SAS and NVMe drives is supported. Other standard features of the SPARC T8-1 server include the following:

> Four 10GBase-T Ethernet ports (RJ45) are provided on the back of the system, supported via an onboard network interface controller (NIC). Ports auto negotiates to speeds of 100 Mb/sec, 1 Gb/sec, and 10 Gb/sec, full-duplex only. Jumbo frames, up to 15,500 bytes, are supported.
> Two hot-swappable 1+1 power supply units (PSUs), 1200 W at 200VAC–240VAC, are inserted from the rear of the system.
> Four top-loading hot-swappable fan modules are provided, each with dual counter-rotating fans.
> Dual USB 2.0 ports in the front and dual USB 3.0 ports and a VGA video port (HD15) in the rear are provided.
> An external DVD is available which is connected via a USB port.

![Front view](image1)

![Rear view](image2)

Figure 7. SPARC T8-1 server front and rear perspectives.

Figure 8 provides a block diagram of the SPARC T8-1 server. The SPARC M8 processor connects to onboard memory slots as well as to optional memory risers to support up to 16 DDR4 DIMM slots. The SPARC M8 processor connects directly to the I/O controller ASIC, which furnishes the PCIe root complexes. The optional NVMe PCIe switch card enables up to four 2.5-inch NVMe devices to be placed into the center four SFF drive bays.
Remote keyboard, video, and mouse (rKVM) functionality is provided by the Oracle Integrated Lights Out Manager (Oracle ILOM) remote console that runs on the service processor (SP). Separate serial (RJ45) and Ethernet (1000Base-T, RJ45) management ports are provided to interface with the SP. The onboard 10GBase-T network ports can also be used (with the sideband feature enabled) to connect at speeds of up to 10 Gb/sec to the SP. Two of the six PCIe slots (#3 and #4) can support x16 connectivity if their adjacent slots (#2 and #5, respectively) are empty.

![Diagram](image)

Figure 8. The SPARC T8-1 server features a single 32-core SPARC M8 processor and I/O controller ASIC.

Table 3 describes how PCIe devices share the five root complexes on the SPARC T8-1 server's I/O controller ASIC.

**TABLE 3. SPARC T8-1 SERVER ROOT COMPLEX MAPPING.**

<table>
<thead>
<tr>
<th>Root Complex</th>
<th>Target</th>
<th>Speed</th>
</tr>
</thead>
<tbody>
<tr>
<td>Root complex 0</td>
<td>PCIe slot 6, SAS controller</td>
<td>x8</td>
</tr>
<tr>
<td>Root complex 1</td>
<td>PCIe slot 4, PCIe slot 5</td>
<td>x8 or x16</td>
</tr>
<tr>
<td>Root complex 2</td>
<td>PCIe slot 1, Quad 10 GbE controller</td>
<td>x8</td>
</tr>
<tr>
<td>Root complex 3</td>
<td>PCIe slot 2, PCIe slot 3</td>
<td>x8 or x0</td>
</tr>
<tr>
<td>Root complex 4</td>
<td>USB controller, Service processor (onboard graphics)</td>
<td>x1 of x4 port</td>
</tr>
</tbody>
</table>
SPARC T8-2 Server

The SPARC T8-2 server features dual SPARC M8 processors housed in a 3U rackmount enclosure. Up to 2 TB of system memory is mounted on eight riser cards, each with two or four memory DIMMs. Figure 9 illustrates front and rear perspectives of the SPARC T8-2 server. The server includes eight low-profile PCIe 3.0 expansion slots, accessible from the rear of the system.

The six 2.5-inch SFF front-loading drive bays are supported by two onboard 12 Gb/sec SAS HBAs (split two and four drives across the HBAs), which provide RAID 0 and 1 protection. The SAS HBA with four bays can also support RAID 10 and 1E. Oracle Solaris ZFS provides higher levels of RAID support. Factory-configured options are available to support up to four 2.5-inch SFF NVMe drives. The options include an NVMe PCIe switch card internally cabled to the drive cage. Mixing SAS and NVMe drives is supported with the following available options:

- **Single NVMe PCIe switch card.** The switch card is installed in PCIe slot #1 and supports all four NVMe-capable drive bays (the upper four drive bays).
- **Dual NVMe PCIe switch cards.** Switch cards are installed in PCIe slots #1 and #2 (separate root complexes) and each switch supports two NVMe-capable drive bays.

Other standard features of the SPARC T8-2 server include the following:

- Four 10GBase-T Ethernet ports (RJ45) are provided on the back of the system, supported via an onboard NIC. Ports auto-negotiate to speeds of 100 Mb/sec, 1 Gb/sec, and 10 Gb/sec, full duplex only. Jumbo frames, up to 15,500 bytes, are supported.
- There are two hot-swappable 1+1 power supply units (PSUs)—2,000 watts at 200 VAC–240 VAC—inserted from the rear of the system.
- Six hot-swappable fan modules load from the top of the chassis.
- Dual USB 2.0 ports in the front and dual USB 3.0 ports in the rear are provided.
- One VGA video port (HD15) is provided in the rear of the chassis.
- An external DVD is available, which is connected via a USB port.

![Figure 9. SPARC T8-2 server front and rear perspectives.](image)

Figure 10 provides a block diagram of the SPARC T8-2 server. Two sockets for SPARC M8 processors connect to the memory risers to support up to 32 DDR4 DIMM slots (16 per processor socket). Redundant coherency links connect the processors. Two I/O controllers are connected to both SPARC M8 processors. The cross-connected design maintains access to all I/O devices even in the event of a processor failure. If the system boots with only one processor, the PCIe device paths and all 10 PCIe root complexes remain intact. Four of the six PCIe slots are x16 capable and four are wired for x8. Essential for high-throughput devices, the x16 capable PCIe slots have dedicated root complexes, with no other devices sharing their root complex.
Remote keyboard, video, and mouse (rKVM) functionality is provided by the Oracle ILOM remote console that runs on the service processor (SP). Separate serial (RJ45) and Ethernet (1000Base-T, RJ45) management ports are provided to interface with the SP. The onboard 10GBase-T network ports can also be used (with the sideband feature enabled) to connect at speeds of up to 10 Gb/sec to the SP.

Figure 10. The SPARC T8-2 server has dual SPARC M8 processors cross-connected to two I/O controller ASICs for higher availability.

Table 4 describes how the PCIe devices share the root complexes on each of the I/O controllers.

**TABLE 4. SPARC T8-2 SERVER I/O CONTROLLER AND ROOT COMPLEX MAPPING.**

<table>
<thead>
<tr>
<th>I/O Controller</th>
<th>Root Complex</th>
<th>Target</th>
<th>PCIe Speed</th>
</tr>
</thead>
<tbody>
<tr>
<td>I/O controller 0</td>
<td>Root complex 0</td>
<td>PCIe slot 4, SAS controller 0</td>
<td>x8</td>
</tr>
<tr>
<td></td>
<td>Root complex 1</td>
<td>PCIe slot 3, Quad 10 GbE controller</td>
<td>x8</td>
</tr>
<tr>
<td></td>
<td>Root complex 2</td>
<td>PCIe slot 2</td>
<td>x16</td>
</tr>
<tr>
<td></td>
<td>Root complex 3</td>
<td>PCIe slot 1</td>
<td>x16</td>
</tr>
<tr>
<td></td>
<td>Root complex 4</td>
<td>Service processor (onboard graphics)</td>
<td>x1 of x4 port</td>
</tr>
<tr>
<td>I/O controller 1</td>
<td>Root complex 0</td>
<td>PCIe slot 6, SAS controller 1</td>
<td>x8</td>
</tr>
<tr>
<td></td>
<td>Root complex 1</td>
<td>PCIe slot 8</td>
<td>x16</td>
</tr>
<tr>
<td></td>
<td>Root complex 2</td>
<td>PCIe slot 7</td>
<td>x16</td>
</tr>
<tr>
<td></td>
<td>Root complex 3</td>
<td>PCIe slot 5</td>
<td>x8</td>
</tr>
<tr>
<td></td>
<td>Root complex 4</td>
<td>USB controller</td>
<td>x1 of x4 port</td>
</tr>
</tbody>
</table>
SPARC T8-4 Server

The SPARC T8-4 server features four SPARC M8 processors and up to 4 TB of memory housed in a 6U rackmount enclosure. Figure 11 illustrates the front and rear perspectives of the SPARC T8-4 server. The server includes eight x8 and eight x16 PCIe 3.0 expansion slots fitted with hot-pluggable PCIe carriers—accessible from the rear of the system.

The eight 2.5-inch SFF front-loading drive bays are split evenly across two onboard 12 Gb/sec SAS HBAs, which provide RAID 0, 1, 10, and 1E. Oracle Solaris ZFS provides higher levels of RAID support. In addition to SAS HDDs and SAS SSDs, factory-configured options are available to support up to eight 2.5-inch SFF NVMe SDD drives. The options include up to two NVMe PCIe switch cards internally cabled to the drive cage. Each NVMe PCIe switch card enables four drive bays to support NVMe drives. Mixing SAS and NVMe drives is supported.

Other standard features of the SPARC T8-4 server include the following:

» Four 10GbE Ethernet ports (RJ45) are provided on the back of the system, supported via an onboard NIC. Ports auto-negotiate to speeds of 100 Mb/sec, 1 Gb/sec, and 10 Gb/sec, full-duplex only. Jumbo frames, up to 15,500 bytes, are supported.
» Sixteen PCIe low-profile hot-pluggable carrier I/O slots are supported by four I/O controllers ASICs, including
  » Eight PCIe 3.0 x8 slots
  » Eight PCIe 3.0 x16 slots
- Four hot-swappable N+N redundant PSUs, 3000W at 200VAC–240VAC, insert from the front of the system.
- Five hot-swappable fan modules load from the top of the chassis.
- Local (front and rear USB and video) and remote keyboard, video, and mouse (KVM) functionality is provided.
- Separate serial and network management ports interface with the onboard service processor.
- An external DVD is available which is connected via a USB port.

Figure 11. SPARC T8-4 server front and rear perspectives.
Figure 12 provides a block-level diagram of the SPARC T8-4 server. Up to two specialized processor/memory modules each provide two SPARC M8 sockets and 32 DDR4 DIMM slots (16 DIMM slots per processor socket, 64 DIMM slots per server). A midplane redundantly connects the coherency links of each processor socket to a processor socket on the other processor/memory module. Redundant ILs connect each processor socket to two of the four I/O controllers. Four I/O controllers furnish PCIe root complexes for all PCIe slots in the system, providing substantial I/O capabilities. SAS HDDs, SAS SSDs, or NVMe SSDs can be installed in any of the drive bays. The optional NVMe PCIe switch cards do not consume any of the system’s hot-pluggable PCIe carrier slots at the rear of the chassis, leaving more capacity for additional I/O devices.
Table 5 describes how the PCIe devices share the root complexes of the four I/O Controllers.

### TABLE 5. SPARC T8-4 SERVER I/O CONTROLLER AND ROOT COMPLEX MAPPING.

<table>
<thead>
<tr>
<th>I/O Controller</th>
<th>Root Complex</th>
<th>Target</th>
<th>PCIe Speed</th>
</tr>
</thead>
<tbody>
<tr>
<td>I/O controller 0</td>
<td>Root complex 0</td>
<td>PCIe slot 1</td>
<td>x8</td>
</tr>
<tr>
<td></td>
<td></td>
<td>PCIe slot 2</td>
<td>x8</td>
</tr>
<tr>
<td></td>
<td>Root complex 1</td>
<td>NVMe PCIe switch card 1</td>
<td>x16</td>
</tr>
<tr>
<td></td>
<td>Root complex 2</td>
<td>PCIe slot 4</td>
<td>x16</td>
</tr>
<tr>
<td></td>
<td>Root complex 3</td>
<td>PCIe slot 3</td>
<td>x16</td>
</tr>
<tr>
<td></td>
<td>Root complex 4</td>
<td>Service processor (onboard graphics)</td>
<td>x1 of x4 port</td>
</tr>
<tr>
<td>I/O controller 1</td>
<td>Root complex 0</td>
<td>PCIe slot 5</td>
<td>x8</td>
</tr>
<tr>
<td></td>
<td></td>
<td>PCIe slot 6</td>
<td>x8</td>
</tr>
<tr>
<td></td>
<td>Root complex 1</td>
<td>SAS controller 1</td>
<td>x16</td>
</tr>
<tr>
<td></td>
<td>Root complex 2</td>
<td>PCIe slot 8</td>
<td>x16</td>
</tr>
<tr>
<td></td>
<td>Root complex 3</td>
<td>PCIe slot 7</td>
<td>x16</td>
</tr>
<tr>
<td></td>
<td>Root complex 4</td>
<td>Quad 10 GbE controller</td>
<td>x8</td>
</tr>
<tr>
<td>I/O controller 2</td>
<td>Root complex 0</td>
<td>PCIe slot 9</td>
<td>x8</td>
</tr>
<tr>
<td></td>
<td></td>
<td>PCIe slot 10</td>
<td>x8</td>
</tr>
<tr>
<td></td>
<td>Root complex 1</td>
<td>SAS controller 0</td>
<td>x8</td>
</tr>
<tr>
<td></td>
<td>Root complex 2</td>
<td>NVMe PCIe switch card 0</td>
<td>x16</td>
</tr>
<tr>
<td></td>
<td>Root complex 3</td>
<td>PCIe slot 11</td>
<td>x16</td>
</tr>
<tr>
<td></td>
<td>Root complex 4</td>
<td>Rear USB 3.0 controller</td>
<td>x1 of x4 port</td>
</tr>
<tr>
<td>I/O controller 3</td>
<td>Root complex 0</td>
<td>PCIe slot 13</td>
<td>x8</td>
</tr>
<tr>
<td></td>
<td></td>
<td>PCIe slot 14</td>
<td>x8</td>
</tr>
<tr>
<td></td>
<td>Root complex 1</td>
<td>PCIe slot 12</td>
<td>x16</td>
</tr>
<tr>
<td></td>
<td>Root complex 2</td>
<td>PCIe slot 16</td>
<td>x16</td>
</tr>
<tr>
<td></td>
<td>Root complex 3</td>
<td>PCIe slot 15</td>
<td>x16</td>
</tr>
<tr>
<td></td>
<td>Root complex 4</td>
<td>Front USB 3.0 controller</td>
<td>x1 of x4 port</td>
</tr>
</tbody>
</table>
SPARC M8-8 Server

The SPARC M8-8 server is designed for modern cloud infrastructures. It is ideal for database and commercial business applications requiring operational efficiency, reliability, and scalability for large mission-critical computing environments. The large memory footprint and outstanding memory bandwidth of the SPARC M8-8 server make it ideal for deploying database and enterprise applications completely in memory for extreme performance and capacity.

Based on an innovative CPU, memory, and I/O unit (CMIOU) chassis and system interconnect, the SPARC M8-8 server provides additional scalability, data center features, and functionality making it ideally suited for demanding business and data center applications. This server scales effectively to support large processor and memory capacities, while offering extensive reliability and availability features. The SPARC M8-8 server is specifically designed with an option to be partitioned into two separate physical domains (PDoms). The server is offered in two factory-configured variants. It can be ordered with either one or two PDoms.

Server Components

The sections that follow provide an overview of the key components in the SPARC M8-8 server.

CPU, Memory, and I/O Unit Chassis

The SPARC M8-8 server is contained within one CMIOU chassis—the enclosure that houses the processor/memory boards, service processors (SPs), and connectors for the interconnect assemblies. The enclosure also includes power supplies and cooling fans. Figure 13 shows the front and rear view of the CMIOU chassis and its key components.

The front of the chassis features hot-swappable fan modules and power supply units (PSUs) as well as interconnect assemblies that connect the CMIOU boards together into a system. Front-facing features include the following:

» Eight hot-swappable fan modules
» Six hot-swappable N+N redundant PSUs; 3,000 watts at 200 VAC–240 VAC

The rear of the CMIOU chassis includes the following:

» Up to eight CMIOU boards
» Two redundant SPs

Figure 13. Front and rear perspectives of the SPARC M8-8 CMIOU chassis.
CPU, Memory, and I/O Unit Boards

Each CMIOU board assembly contains one SPARC M8 processor on a mezzanine board plus associated memory and I/O components. All 16 memory DIMM slots are on the board. An I/O controller ASIC provides dedicated root complexes for three PCIe 3.0 (x16) slots. PCIe hot-pluggable carriers are included with the board. Figure 14 provides a block diagram of the CMIOU board, while Figure 15 provides a top-down photographic perspective. When inserted into the CMIOU chassis, the CMIOU board connects with the interconnect assemblies that provide the connectivity between the CMIOU boards and SPs.

Figure 14. Architectural perspective of a single SPARC M8-8 CMIOU board.

Figure 15. Each CMIOU board contains a SPARC M8 processor, 16 DDR4 DIMM slots, an I/O controller ASIC, and three PCIe x16 hot-pluggable carriers.
Interconnect Assembly

The systems interconnect for the SPARC M8-8 server is implemented with the interconnect assemblies. The interconnect assemblies are contained within the 10U space of the CMIOU chassis. Five interconnect assemblies provide the coherency link (CL) connections (glueless systems interconnect) between the CMIOU boards. One interconnect assembly is used for communication between the CMIOU boards and the dual SPs at the top of the chassis. The wiring in the interconnect assemblies is different for the two variants of the SPARC M8-8 server in order to support either one or two electrically isolated PDoms.

Service Processors and Service Processor Modules

The SPARC M8-8 server features redundant hot-pluggable service processors (SPs). There are two SPs located in the CMIOU chassis. Each SP has one or two serial (RJ45) port and one 1000Base-T management port (auto-negotiates to 10/100/1000 Mb/sec). The SP communicates with the CMOIU boards via the SP interconnect assembly.

Each SP includes one or two service processor modules (SPMs). The SPMs are the components that run the Oracle ILOM software and provide the SP functionality for the server system. In order to always have redundant SP functionality and failover capability, some configurations include dual SPMs in each SP. The following describes the differences depending on the server variant:

- In the SPARC M8-8 server with a single PDOM, each of the two SPs has only one SPM. This is sufficient to provide redundancy. One of the SPs functions as the active SP to manage the platform, and the other acts as a standby SP that assumes the active SP role in the event of a failure.

- In the SPARC M8-8 server with dual PDoms, each SP has two SPMs, and the server uses two pairs of SPMs to manage the two PDoms in the system. Two SPMs provide the active SP functionality, while the remaining two are standby. The active and standby SPMs are located in separate SPs.

System Rack and Power Distribution Units

The SPARC M8-8 server is typically factory-installed into the Oracle Rack Cabinet 1242. The rack includes two power distribution units (PDUs) for a three-phase dual-grid power source. The PDUs have single-phase outputs that feed power to the CMIOU chassis and other equipment in the same rack. PDUs include a power monitoring module with one serial (RJ45) port and one 100Base-T (RJ45) management port.

Oracle recommends that the SPARC M8-8 server be ordered factory-installed in the rack. However, this system is optionally available as a standalone system to be rackmounted onsite. The standalone SPARC M8-8 server enclosure is 10 units (10U) high. In addition, 3 units are reserved for the three-phase power cables, either at the bottom or at the top of the rack. The PDUs are mounted vertically in the cabinet and do not consume units. Twenty-nine units are available for other devices when a single SPARC M8-8 server is rackmounted in the Oracle Rack Cabinet 1242.

SPARC M8-8 Server Architecture

Both variants of the SPARC M8-8 server support up to total of eight processors. The SPARC M8-8 server with a single PDom is configured as a single symmetric multiprocessing (SMP) server. The SPARC M8-8 server with dual PDoms consists of two electrically isolated hardware partitions. All SPARC M8-8 server hardware is contained in a single CMIOU chassis, which Oracle recommends be factory-installed in the rack along with dual PDUs. Most hardware components in the two variants of the SPARC M8-8 server are identical. However, the wiring in the interconnect assemblies is different to support either one up to 8-way or two isolated 4-way PDoms. This wiring is set at the factory and cannot be changed later. Also, the service processor hardware varies based on how many PDoms are supported with redundancy.
Table 6 shows the main characteristics of the SPARC M8-8 server.

### TABLE 6. SPARC M8-8 SERVER FEATURES.

<table>
<thead>
<tr>
<th>Feature</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Max. processors</td>
<td>8 or 2x 4</td>
</tr>
<tr>
<td>Max. threads</td>
<td>2,048 or 2x 1,024</td>
</tr>
<tr>
<td>Max. memory</td>
<td>8 TB or 2x 4 TB (based on 64 GB DIMMs)</td>
</tr>
<tr>
<td>Max. PCIe 3.0 (x16) slots</td>
<td>24 or 2x 12</td>
</tr>
</tbody>
</table>
| Service processors (SPs) | One PDom: Two hot-pluggable SPs, each with a single SP module (SPM) providing redundancy for one PDom  
                         | Two PDoms: Two hot-pluggable SPs, each with dual SPMs providing redundancy for two isolated PDoms |
| Fans                     | Eight hot-swappable N+1 fan modules with dual counter-rotating fans  
                         | Front access                                                              |
| Power supplies           | Six hot-swappable N+N redundant power supply units  
                         | (3,000 W each at 200 VAC–240 VAC); front access                        |
| PDUs                     | Two PDUs in the system rack. Three 3-phase power cords per  
                         | PDU for dual-grid configuration. Six single-phase power cords from  
                         | the PDUs to the system chassis.                                         |

**SPARC M8-8 Server with a Single Physical Domain**

The SPARC M8-8 server with a single PDom is contained in a single CMI0U chassis. It is configured as a single PDom with up to eight SPARC M8 processors. Each SP in the SPARC M8-8 server includes a single service processor module (SPM), because only one pair of SPMs is required to provide redundancy for the SP function. By default, the first CMI0U board (in slot #0) is connected to SP0/SPM0 and is active. The CMI0U board in slot #1 provides the standby connection to SP1/SPM0. Figure 16 illustrates the high-level SPARC M8-8 server I/O device map, including a total of 24 PCIe 3.0 (x16) slots supported by the dedicated root complexes of the I/O controller ASIC.

![Figure 16. This SPARC M8-8 server includes up to eight SPARC M8 processors and is factory-configured with a single PDom.](image-url)
The eight-way, glueless CPU-to-CPU fabric is composed of seven x16 coherency links (CLs) from each processor to the other seven processors (Figure 17).

**Figure 17.** The eight-way all-to-all interconnect of the SPARC M8-8 server.

**SPARC M8-8 Server with Two Physical Domains**

The SPARC M8-8 server with two PDoms is also contained in a single CMIOU chassis, but it is electrically partitioned into two PDoms at the factory. The wiring of the interconnect assemblies is different from the wiring used in the SPARC M8-8 server variant that has only one PDom.

Each of the two SPs includes dual SPMs to provide redundant service processor functionality for two PDoms. A PDom is associated with one SPM in each of the service processors, which then act as an active/passive pair. The connections to the SPMs are from the first two CMIOU boards in each PDom. The SP active/passive functionality switches over to the standby connection if the active SPM or SP fails.

Figure 18 provides a high-level PCIe device map for the SPARC M8-8 server with two PDoms. The figure illustrates the connection between the PDoms and the SPs. By default, for PDom 0 the connection from the CMIOU board in slot #0 to SP0/SPM0 is active. The CMIOU board in slot #1 provides the standby connection to SP1/SPM0. Similarly, for PDom 1, the CMIOU boards in slots #4 and #5 have the active/standby connections to SP0/SPM1 and SP1/SPM1, respectively. The device map also shows the x16 connections to the PCIe 3.0 slots supported by the dedicated root complexes of the I/O controller ASIC.

**Figure 18.** The SPARC M8-8 server can be ordered factory-configured with two electrically isolated PDoms.
Figure 19 illustrates the glueless systems interconnect in the SPARC M8-8 server with two PDoms. This system configuration has two separate four-way, all-to-all interconnects. The four-way CPU-to-CPU fabric consists of six x16 coherency links (CLs) from each processor to all the other processors.

Figure 19. The SPARC M8-8 server with two PDoms is composed of two all-to-all interconnects.
Oracle Solaris

Oracle Solaris provides key functionality for virtualization, optimal use, high availability, unparalleled security, and extreme performance for both vertically and horizontally scaled environments. Oracle Solaris runs on a broad range of SPARC- and x86-based systems, and compatibility with existing applications is guaranteed. The Oracle Solaris 11.3 release is specifically designed to take full advantage of the considerable resources of SPARC M7 and SPARC M8 processor–based servers, including the complete set of advanced Software in Silicon features. Oracle Solaris 10 support is available only in guest domains that exclusively use virtual disk, console, and network devices provided by service domains (for example, control, root, or I/O domains). A guest domain does not have physical I/O devices and relies on service domains. Table 7 provides the supported releases of Oracle Solaris 11 and 10 in various domains of SPARC M8 processor–based servers.

**TABLE 7. SUPPORTED ORACLE SOLARIS RELEASES ON SPARC M8 PROCESSOR–BASED SERVERS.**

<table>
<thead>
<tr>
<th>Oracle Solaris Version</th>
<th>Control Domain</th>
<th>Root Domain</th>
<th>I/O Domain</th>
<th>Guest Domain</th>
</tr>
</thead>
<tbody>
<tr>
<td>Oracle Solaris 11.3 SRU</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
</tr>
<tr>
<td>Oracle Solaris 10 1/13</td>
<td></td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
</tr>
</tbody>
</table>

1. Versions of Oracle Solaris 11 prior to 11.3 SRU 23 are not supported on SPARC M8 processor–based servers
2. Plus required patches

One of the most attractive features of systems based on the SPARC M8 processor is that they appear as a familiar SMP system to Oracle Solaris and the applications it supports. In addition, Oracle Solaris has incorporated many features to improve application performance on Oracle's multicore/multithreaded architectures, for example:

- **Oracle Solaris software-defined networking (SDN).** Oracle Solaris 11 enhances the Oracle Solaris existing, integrated software-defined networking technologies to provide much greater application agility without the added overhead of expensive network hardware. It now enables application-driven, multitenant cloud virtual networking across a completely distributed set of systems; decoupling from physical network infrastructure; and application-level network service-level agreements (SLAs)—all built in as part of the platform. Enhancements and new features include the following:
  - Network virtualization with virtual NICs (VNICs) and virtual switching
  - Network resource management and integrated quality of service (QoS) to enforce bandwidth limits on VNICs and traffic flows
  - Cloud-readiness, due to a core feature of the OpenStack distribution that is included in Oracle Solaris 11
  - Application-driven, multitenant cloud virtual networking with Oracle Solaris Elastic Virtual Switch and Virtual Extensible LANs (VXLANs)
  - Application-level QoS with application-driven SDN
  - Tight integration with Oracle Solaris Zones and Oracle Solaris 10 Zones
- **Lifecycle management.** Oracle Solaris 11 includes a complete and integrated set of technologies for managing the software lifecycle of the platform. With support for secure end-to-end provisioning with the Oracle Solaris Automated Installer, failsafe software updates with the Oracle Solaris Image Packaging System, ZFS boot environments, rapid application deployment using Oracle Solaris Unified Archives, and a comprehensive compliance framework, Oracle Solaris 11 helps to increase productivity, reduce human error, and greatly reduce IT costs.
» **Accelerated cryptography.** Accelerated cryptography is supported through the Cryptographic Framework in Oracle Solaris as well as through the SPARC M8 processor. The SPARC M8 processor permits access to cryptographic cypher hardware implementations. For the first time, through user-level instructions, the cyphers are implemented within the appropriate pipeline itself rather than as a coprocessor. This means a more efficient implementation of the hardware-based cyphers as well as no privilege-level changes, resulting in a large increase in efficiency in cryptographic algorithm calculations. In addition, database operations can make much more efficient use of the various cryptographic cyphers that are implemented within the instruction pipeline itself.

» **Critical-thread optimization.** Oracle Solaris releases 11 and Oracle Solaris 10 permit either a user or a programmer to allow the Oracle Solaris scheduler to recognize a critical thread by means of raising its priority to 60 or above through the use of either the command-line interface (CLI) or system calls to a function. The Oracle Solaris scheduler will usually evenly distribute threads among all the cores on the system. However, when a process is running in FX60 mode, the scheduler will attempt to give that thread exclusive access to a whole core and allocate the remaining runnable threads to the other available cores.

» **Multicore/multithreaded awareness.** Oracle Solaris 11 and Oracle Solaris10 are aware of the SPARC M8 processor hierarchy, so the Oracle Solaris scheduler can effectively balance the load across all available pipelines. Even though it exposes each of these processors as 256 logical processors, Oracle Solaris understands the correlation among core clusters, L2 and L3 cache hierarchies, and cores and the threads they support to provide a fast and efficient thread implementation.

» **Fine-granularity manageability.** For the SPARC M8 processor, Oracle Solaris 11 and Oracle Solaris 10 have the ability to enable or disable individual cores and threads (logical processors). In addition, standard Oracle Solaris features, such as processor sets, provide the ability to define a group of logical processors and schedule processes or threads on them.

» **Binding interfaces.** Oracle Solaris allows considerable flexibility in that processes and individual threads can be bound to either a processor or a processor set, as required or desired.

» **Support for virtualized networking and I/O.** Oracle Solaris contains technology to support and virtualize components and subsystems on the SPARC M8 processor. As part of a high-performance network architecture, Oracle multicore/multithreaded–aware device drivers are provided so that applications running within virtualization frameworks can effectively share I/O and network devices.

» **Non-uniform memory access (NUMA) optimization in Oracle Solaris.** With memory managed by each SPARC M8 processor, these implementations represent a NUMA architecture. In NUMA architectures, the time needed for a processor to access its own memory is slightly shorter than that required to access memory managed by another processor. Oracle Solaris provides the following technology, which can specifically help to decrease the impact of NUMA on applications and improve performance on NUMA architectures:

  » **Memory placement optimization (MPO).** Oracle Solaris uses MPO to improve the placement of memory across the physical memory of a server, resulting in increased performance. Through MPO, Oracle Solaris helps ensure that memory is as close as possible to the processors that access it, while still maintaining enough balance within the system. As a result, many database applications are able to run considerably faster with MPO.

  » **Hierarchical Lgroup Support (HLS).** HLS improves the MPO feature in Oracle Solaris by optimizing performance for systems with more-complex memory latency hierarchies. HLS lets Oracle Solaris distinguish between the degrees of memory remoteness, allocating resources with the lowest-possible latency for applications. If local resources are not available by default for a given application, HLS helps Oracle Solaris allocate the nearest remote resources.

» **Oracle Solaris ZFS.** Oracle Solaris ZFS offers a dramatic advance in data management, automating and consolidating complicated storage administration concepts and providing unlimited scalability with the world’s only 128-bit file system. Oracle Solaris ZFS is based on a transactional object model that removes most of the traditional constraints on I/O issue order, resulting in dramatic performance gains. Oracle Solaris ZFS also provides data integrity, protecting all data with 64-bit checksums that detect and correct silent data corruption.
» **Multipathing software.** Multipathing software in Oracle Solaris allows organizations to define and control redundant physical paths to I/O devices such as storage devices and network interfaces. If the active path to a device becomes unavailable, the software can automatically switch (fail over) to an alternate path to maintain availability. To take advantage of multipathing capabilities, the server must be configured with redundant hardware, such as redundant network interfaces or two host bus adapters connected to the same dual-ported storage array.

» **OpenStack cloud management.** Oracle Solaris 11 includes a complete OpenStack distribution, allowing administrators to centrally share and manage data center resources—including infrastructure and virtualization offerings provided by other vendors—through a single management pane. Integrated into the core technology foundations such as Oracle Solaris Zones, the ZFS file system, Unified Archives, and comprehensive SDN, OpenStack on Oracle Solaris provides self-service computing, allowing IT organizations to deliver services in minutes rather than weeks, with enterprise-grade reliability, security, and performance.

» **A secure and robust enterprise-class environment.** Existing SPARC applications continue to run unchanged on SPARC M8 processor–based systems, protecting software investments. Certified multilevel security protects Oracle Solaris environments from intrusion. The Fault Manager Architecture in Oracle Solaris ensures that elements such as Oracle Solaris Predictive Self Healing can communicate directly with the hardware to help reduce both planned and unplanned downtime. Effective tools, such as Oracle Solaris DTrace, help organizations tune their applications to get the most out of the system’s resources.

**Virtualization**

Virtualization is an essential technology as organizations strive to consolidate disparate workloads onto fewer, more-powerful systems, while increasing utilization. SPARC M8 processor–based servers contain built-in virtualization capabilities: multiple PDoms (SPARC M8-8 with dual PDoms), Oracle VM Server for SPARC, and support for a third layer in the form of OS-based virtualization with Oracle Solaris Zones.

» PDoms are used to divide a single hardware system into multiple, security- and fault-isolated servers or hardware partitions.

» Logical domains (LDoms) are created using Oracle VM Server for SPARC and are used to virtualize a server or PDom to host multiple virtual machines (VMs), each running its own instance of Oracle Solaris. Oracle VM Server for SPARC is a free-of-charge feature that is included in all of Oracle's SPARC servers.

» Oracle Solaris Zones enable OS virtualization so that a single instance of Oracle Solaris can securely isolate applications from each other and allocate system resources to each zone. This essentially allows the creation of multiple VMs within a single instance of the Oracle Solaris operating system.

These virtualization technologies are complimentary to each other. Indeed, best practices often include layered virtualization where two or all three technologies are deployed to achieve optimal security, availability, performance, and manageability. Furthermore, Oracle’s virtualization technologies are included at no incremental cost. The virtualization technologies available in SPARC M8 processor–based servers are shown in Figure 20 and described in more detail in the information that follows the figure.

![Virtualization Diagram](image-url)

Figure 20. The SPARC M8-8 server can support dual PDoms while SPARC T8-1, T8-2, and T8-4 servers offer a single PDom.
PDoms on a SPARC M8-8 server provide IT organizations with the ability to divide a single hardware system into multiple, security- and fault-isolated servers. The SPARC M8-8 server can be ordered from the factory with two PDoms. With proper configuration, hardware or software faults in one domain remain isolated and unable to impact the operation of other domains.

Like prior generations of SPARC processors, the SPARC M8 processor supports Oracle VM Server for SPARC, which is a hypervisor that enables the creation of logical domains (LDoms) within a single PDom, or within a single server in the case of the SPARC T8-1, T8-2, T8-4, and M8-8 servers. This hypervisor differs from traditional ones, because it is a small firmware layer that provides a stable virtual machine architecture that is tightly integrated with the processor. Multithreading is crucial, because the hypervisor interacts directly with the underlying multicore/multithreading processor. Supported in all servers that use Oracle’s multicore/multithreaded technology, Oracle VM Server for SPARC provides full virtual machines that run an independent operating system instance. These full virtual machines can be configured as root domains—in which case, they are assigned root complexes for direct access to I/O devices—or as guest domains, in which case, they access virtualized I/O devices. Each operating system instance contains processor, memory, storage, console, and cryptographic devices.

Oracle Solaris 11 provides a unique OS container technology called Oracle Solaris Zones. This technology can be used to create an isolated and secure environment for running applications. Oracle Solaris Zones are very lightweight virtualized operating system environments created within a single instance of Oracle Solaris. Oracle Solaris Zones can be used to isolate applications and processes from the rest of the system. This isolation helps enhance security and reliability, because processes in one Oracle Solaris Zone are prevented from interfering with processes running in another Oracle Solaris Zone. Virtual CPUs in a multiprocessor system (or threads in the SPARC M8 processor) can be assigned either as dynamic or fixed CPU resources allowing for either a very efficient or strongly partitioned setup, or a mix of the two. This shared or dedicated resource can be configured as part of the Oracle Solaris Zone setup or it can be dynamically reconfigured to adapt to business needs. Oracle Solaris Zones can also run in a Kernel Zones mode where it is possible to run a completely different version of Solaris 11, which can be patched at a different time than the hosting OS global zone is patched. Additionally Oracle Solaris 11 provides the Immutable Zones feature, which locks zones down by implementing a read-only root file system that can be used for both Oracle Solaris Zones and the hosting OS global zone, as well as any Oracle VM Server for SPARC domain. Unless performed as specific maintenance operations, modifications to system binaries or system configurations are blocked.

Oracle’s layered virtualization technologies can be used together to create resilient high-availability systems. For example, Oracle engineered systems and Oracle Maximum Availability Architectures employ these virtualization technologies and virtualization best practices in order to achieve very high reliability, availability, and serviceability (RAS). To read more about virtualization, please refer to the resources mentioned in Table 9 on page 3340.
Systems Management

Providing hands-on, local system administration for server systems is no longer realistic for most organizations. Around-the-clock system operation, disaster recovery hot sites, and geographically dispersed organizations lead to requirements for remote management of systems. One of the many benefits of Oracle servers is their support for lights-out data centers, enabling expensive support staff to work in any location with network access. The design of the SPARC M8 processor-based servers combines with powerful service processors (SPs) running the Oracle Integrated Lights Out Manager (Oracle ILOM) software; this, along with Oracle Enterprise Manager Ops Center software, helps administrators remotely execute and control nearly any task that does not involve physical access to hardware. These management tools and remote functions lower administrative burden, saving organizations time and reducing operational expenses.

Oracle ILOM and Service Processor

The Oracle ILOM software on each SP provides the heart of remote monitoring and management capabilities for SPARC servers. The SP consists of a dedicated processor that is independent of the server system and runs the Oracle ILOM software package. The larger SPARC M8-8 server features redundant SPs capable of automatic failover and supports hot-serviceability for continuous operation. While input power is supplied to the server, the SP constantly monitors the system even if all domains are inactive.

The SP regularly monitors the environmental sensors, provides advance warning of potential error conditions, and executes proactive system maintenance procedures, as necessary. For example, the SP can initiate a server shutdown in response to temperature conditions that might induce physical damage to the system. The Oracle ILOM software package running on the SP helps administrators to remotely control and monitor physical domains and virtual machines, as well as the hardware platform itself.

Using a network or serial connection to the SP, operators can effectively administer the server from anywhere on the network. Remote connections to the SP run separately from the operating system and provide the full control and authority of a system console. The Oracle ILOM SP acts as a system controller, facilitating remote management and administration. The SP is full-featured and is similar in implementation to that used in Oracle’s other servers. As a result, the server integrates easily with existing management infrastructure. Critical to effective system management, the Oracle ILOM SP does the following:

» Implements an IPMI 2.0–compliant SP, providing IPMI management functions to the server’s firmware, OS, and applications and to IPMI-based management tools accessing the SP via the Oracle ILOM 4.0 Ethernet management interface. The SP also provides visibility to the environmental sensors on the server module and elsewhere in the chassis.

» Manages inventory and environmental controls for the server, including processors, DIMMs, fans, and power supplies and provides HTTPS, CLI, and SNMP access to this data.

» Supplies remote textual console interfaces.

» Provides a means to download upgrades to all system firmware.

The Oracle ILOM SP also allow administrators to remotely manage the server, independent of the operating system running on the platform and without interfering with any system activity. Oracle ILOM can send email alerts about hardware failures, warnings, and other events related to the server. Its circuitry runs independently from the server, using the server’s standby power. As a result, Oracle ILOM firmware and software continue to function when the server operating system goes offline or when the server is powered off.
Oracle ILOM monitors the following server conditions:

» CPU temperature conditions
» Hard drive presence
» Enclosure thermal conditions
» Fan speed and status
» Power supply status
» Voltage conditions
» Oracle Solaris Predictive Self Healing, boot timeouts, and automatic server restart events

Power Management

Power and cooling costs for servers are becoming significant, and lowering these costs is a top challenge in the corporate data center. Limitations in the availability of power and space to expand data centers force customers to look closely at the power efficiency of servers. Contracts with power providers, which specify penalties for exceeding the stated power consumption, require servers to be able to cap their power consumption under customer control. Power efficiency and carbon footprint have also become factors when customers evaluate servers.

Beyond the inherent efficiencies of Oracle's multicore/multithreaded design, the SPARC M8 processors incorporate power management features at both the core and memory levels of the processor. These features include reduced instruction rates, parking of idle threads and cores, and the ability to turn off clocks in both cores and memory to reduce power consumption. In addition, while previous SPARC processors allowed power management at the chip level, the SPARC M8 processor allows for subchip power management. The SPARC M8 processor is divided into two partitions of 16 cores each. Each partition can set different power consumption levels independently of other partition. This allows for the possibility of different performance levels per partition and, importantly, different SLAs when deploying LDoms in different partitions.

In addition to the power management support in Oracle ILOM, Oracle Solaris 11.3 or later provides a power manager that supports SPARC M8 processor–based servers. Oracle Solaris can determine which power savings features to enable based on the poweradm settings, which are set by the platform based on the system (Oracle ILOM) policy but can be overridden by the Oracle Solaris administrator. Substantial innovation is present in the following areas:

» Limiting speculation, such as conditional branches not taken
» Extensive clock gating in the data path, control blocks, and arrays
» Power throttling, which allows extra stall cycles to be injected into the decode stage

In a virtualized environment using Oracle VM Server for SPARC, the power management manager performs the following tasks when managing LDom guests:

» Determining which power savings features to enable based on the power management policy
» Calling the power management engine to initiate power state changes on its resources to achieve a power adjustment or utilization level (for resources not owned by Oracle Solaris 11.3 guests) or to tell the hypervisor to enable or disable hypervisor/hardware–managed power states. Only Oracle Solaris 11.3 guests have a power management peer.
Oracle Enterprise Manager Ops Center

Oracle Enterprise Manager Ops Center delivers a converged hardware management solution for SPARC M8 processor–based servers that integrates management across the infrastructure stack. With advanced virtualization management and reporting capabilities, applications-to-disk management, intelligent configuration management, and more, Oracle Enterprise Manager Ops Center helps IT managers reduce complexity and streamline and simplify infrastructure management. The inclusion of Oracle Enterprise Manager Ops Center with every SPARC server enables data center administrators to monitor and manage the storage, network, servers, Oracle Solaris, and virtualized environments from a single interface. This improves operational efficiency and lowers operational costs.

Oracle Enterprise Manager Ops Center is the most comprehensive management solution for Oracle servers and Oracle engineered systems infrastructure. Offering a single console to manage multiple server architectures and myriad operating systems, Oracle Enterprise Manager Ops Center can manage the components in SPARC M8 processor–based servers using asset discovery, the provisioning of firmware and operating systems, automated patch management, patch and configuration management, virtualization management, and comprehensive compliance reporting (Figure 21).

Oracle Enterprise Manager Ops Center automates workflow and enforces compliance via policy-based management—all through a single, intuitive interface. With Oracle Enterprise Manager Ops Center, IT staff can implement and enforce data center standardization and best practices, regulatory compliance, and security policies while efficiently deploying infrastructure to meet business requirements.

![Figure 21](image)

**Figure 21.** Oracle Enterprise Manager Ops Center provides detailed management capabilities for SPARC servers.

**Reliability, Availability, and Serviceability**

Reducing downtime—both planned and unplanned—is critical for IT services. System designs must include mechanisms that enable fault resilience, quick repair, and even rapid expansion without impacting the availability of key services. Specifically designed to support complex network computing solutions and stringent high availability (HA) requirements, SPARC M8 processor–based servers include redundant and hot-serviceable system components, diagnostic and error recovery features throughout the design, and built-in remote management features. The advanced architecture of these reliable servers fosters high levels of application availability and rapid recovery from many types of hardware faults, simplifying system operation and lowering costs for enterprises.
Advanced Reliability Features

Advanced reliability features included within the components of SPARC M8 processor–based servers increase the overall stability of the servers. Reduced component count and complexity within the server architecture contribute to reliability. In addition, advanced CPU integration and guaranteed data path integrity provide for autonomous error recovery by the SPARC M8 processor, reducing the time to initiate corrective action and subsequently increasing uptime. Redundancy in key components allows for failover. Hot-pluggable and hot-swappable components allow for increased serviceability. With SPARC M8 processor–based servers, advanced I/O controllers host the PCIe root complexes, allowing them to remain unchanged if a processor is added or removed. Together these features present a very robust system design.

The Fault Manager Architecture that is implemented both in firmware and in the Oracle Solaris Predictive Self Healing software further enhances the reliability of SPARC servers. It provides constant monitoring of processors, memory, and I/O devices. Depending upon the nature of the error, persistent CPU soft errors can be resolved by automatically off-lining a thread, a core, or an entire processor. In addition, the memory page retirement function supports the ability to take memory pages offline proactively in response to multiple corrections to data for a specific memory DIMM. As described earlier, SPARC M8 processor–based servers support DIMM sparing, which allows an entire DIMM to be retired without interrupting system operation and while memory capacity and error protection capability remain intact.

Error Detection, Diagnosis, and Recovery

SPARC M8 processor–based servers feature important technologies that correct failures early and keep marginal components from causing repeated downtime. Architectural advances that inherently increase reliability are augmented by error detection and recovery capabilities within the server hardware subsystems. Ultimately, the following features work together to raise application availability:

» End-to-end data protection detects and corrects errors throughout the system, ensuring complete data integrity.

» State-of-the-art fault isolation helps the server isolate errors within component boundaries and take offline only the relevant chips, or part of a chip, instead of the entire component. Isolating errors down to the smallest possible entity improves stability and provides continued availability of maximum compute power. This feature applies to processors, memory ASICs and DIMMs, switch ASICs, connectivity links, I/O controller ASICs, and SPs.

» Constant environmental monitoring provides a historical log of pertinent environmental and error conditions.

» The host watchdog feature periodically checks for the operation of software, including the domain operating system. This feature also uses the SP firmware to trigger error notification and recovery functions.

» The Fault Manager Architecture of the system and dynamic CPU resource deconfiguration of the SPARC M8 processor enable powerful isolation and recovery. If necessary, the system can dynamically retire processor resources (for example, a core) without interrupting the applications that are running.

» Periodic component status checks are performed to determine the status of many system devices to detect signs of an impending fault. Recovery mechanisms are triggered to prevent system and application failures.

» Error logging, multistage alerts, electronic field replaceable unit (FRU) identification information, and system fault LED indicators contribute to rapid problem resolution.

Redundant and Hot-Serviceable Components

Today’s IT organizations are challenged by the pace of nonstop business operations. In a networked global economy, revenue opportunities remain available around the clock, forcing planned downtime windows to shrink and, in some cases, disappear entirely. To meet these demands, the SPARC M8 processor–based servers employ built-in redundant, hot-pluggable, and hot-swappable hardware to help mitigate the disruptions caused by individual component failures or changes to system configurations. In fact, these systems are often able to recover from hardware failures—often with no impact to users or system functionality.
SPARC M8 processor–based servers feature redundant, hot-swappable power supply and fan units, as well as the option to configure multiple processors, memory DIMMs, and I/O cards. Administrators can create redundant internal storage by combining hot-pluggable disk drives with disk mirroring software. SPARC M8-8 servers also support redundant, hot-pluggable service processors. If a fault occurs, these duplicated components support continued operation. Depending upon the component and type of error, the system might continue to operate in a degraded mode or reboot—with the failure automatically diagnosed and the relevant component automatically configured out of the system. In addition, hot-serviceable hardware within these servers speeds service and allows for the simplified replacement or addition of components, without a need to stop the system.

Replaceable components fall into the following categories:

» **Hot-serviceable.** Hot-serviceable components can be removed and inserted while the server is running.

   » **Hot-swappable** components do not require any preparation prior to servicing.

   » **Hot-pluggable** components require preparation prior to servicing.

» **Cold-serviceable.** Cold-serviceable components require that the server be shut down for service. In addition, some service procedures require that the power cables be disconnected between the power supplies and the power source.

Table 8 lists the key hot-serviceable components in SPARC M8 processor–based servers.

### TABLE 8. KEY CUSTOMER HOT-SERVICEABLE COMPONENTS IN SPARC M8 PROCESSOR–BASED SERVERS.

<table>
<thead>
<tr>
<th>Component</th>
<th>SPARC T8-1 Server</th>
<th>SPARC T8-2 Server</th>
<th>SPARC T8-4 Server</th>
<th>SPARC M8-8 Server</th>
</tr>
</thead>
<tbody>
<tr>
<td>2.5-inch SFF drive</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td>NA</td>
</tr>
<tr>
<td>Power supply</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
</tr>
<tr>
<td>Fan/fan module</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
</tr>
<tr>
<td>PCIe card</td>
<td>–</td>
<td>–</td>
<td>✓</td>
<td>✓</td>
</tr>
<tr>
<td>CMIOU board</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>✓</td>
</tr>
<tr>
<td>SP</td>
<td>–</td>
<td>–</td>
<td>–</td>
<td>✓</td>
</tr>
</tbody>
</table>

✓ = Hot-serviceable, – = Cold-serviceable, NA = Not applicable

1. PCIe card in the card carriers. NVMe PCIe switch card in internal slots are cold-serviceable.
2. The PDom that the CMIOU board is in must be shut down. Other PDoms can be operational.

### Conclusion

Modern technology and business challenges require innovative solutions, significant compute power, and a range of server form factors to deliver on the promise of a rapidly evolving digital marketplace. Based on the strengths of Oracle’s innovative SPARC M8 processor, Oracle’s SPARC servers provide a new approach that can help organizations efficiently deliver their most demanding computational workloads in a resilient and highly available fashion. Through specialized acceleration engines on each SPARC M8 processor, innovative Software in Silicon technology provides Silicon Secured Memory, In-Memory Query Acceleration, In-Line Decompression, and accelerated encryption operations for enhanced security, which can make a dramatic difference for applications.
The extensive range of power that SPARC M8 processor–based servers provide lets organizations shift computing costs away from underlying infrastructure and focus on the productive business use of their workloads. For example, new levels of performance and efficiency let organizations run both OLTP and data analytics on the same system. Coupled with Oracle Solaris functionality, Oracle's layered virtualization lets organizations create the most efficient on-premises clouds, with superior capacity and scalability, helping to enable accelerated time to market and enhancing the bottom line.

For More Information
For more information, visit the resources listed in Table 9.

**TABLE 9. RESOURCES.**

<table>
<thead>
<tr>
<th>Web Resources</th>
<th>URL</th>
</tr>
</thead>
<tbody>
<tr>
<td>Oracle's SPARC servers</td>
<td>oracle.com/us/products/servers-storage/servers/sparc/oracle-sparc</td>
</tr>
<tr>
<td></td>
<td>and</td>
</tr>
<tr>
<td></td>
<td>oracle.com/technetwork/server-storage/sun-sparc-enterprise</td>
</tr>
<tr>
<td>Oracle Solaris</td>
<td>oracle.com/solaris</td>
</tr>
<tr>
<td>Oracle Optimized Solutions</td>
<td>oracle.com/optimizedsolutions</td>
</tr>
<tr>
<td>Oracle benchmark results</td>
<td>oracle.com/benchmarks</td>
</tr>
<tr>
<td>Oracle Help Center documentation</td>
<td>docs.oracle.com</td>
</tr>
<tr>
<td>Security</td>
<td>oracle.com/technetwork/topics/security</td>
</tr>
<tr>
<td>Virtualization</td>
<td>oracle.com/technetwork/topics/virtualization</td>
</tr>
<tr>
<td>Oracle Enterprise Manager Ops Center</td>
<td>oracle.com/technetwork/oem/ops-center</td>
</tr>
</tbody>
</table>

**White Papers and Technical Articles**

<p>| &quot;Oracle’s SPARC T7 and SPARC M7 Servers: Domaining Best Practices&quot; | oracle.com/technetwork/server-storage/sun-sparc-enterprise/documentation/sparc-t7-m7-best-practices-2701865.pdf |</p>
<table>
<thead>
<tr>
<th>Web Resources</th>
<th>URL</th>
</tr>
</thead>
<tbody>
<tr>
<td>&quot;Oracle Multitenant on SPARC Servers and Oracle Solaris&quot;</td>
<td>oracle.com/technetwork/articles/servers-storage-admin/multitenant-on-sparc-solaris-2016889.html</td>
</tr>
</tbody>
</table>